After lengthy discussions with Intel and R&D this morning, it turns out that the inability of a system to properly resume from sleep/hibernate with Internal PLL Voltage enabled is a documented problem from Intel with the current base firmware code for Sandy Bridge/P67. We are working with Intel on a solution. I will update this thread as additional information becomes available.